A 1-V 1.1-MHz BW digitally assisted multi-bit multi-rate hybrid CT ΣΔ with 78-dB SFDR

نویسندگان

  • Oscar Belotti
  • Edoardo Bonizzoni
  • Franco Maloberti
چکیده

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Chip Design of a Low-Voltage Wideband Continuous-Time Sigma-Delta Modulator with DWA Technology for WiMAX Applications

This paper presents the design and experimental results of a continuous-time (CT) sigma-delta (ΣΔ) modulator with data-weighted average (DWA) technology for WiMAX applications. The proposed modulator comprises a third-order active RC loop filter, internal quantizer operating at 160 MHz and three DAC circuits. A multi-bit quantizer is used to increase resolution and multi-bit non-return-to-zero ...

متن کامل

Compensation of Nonlinearities in ΣΔ Modulators Using Digital Assisted Analog Electronics Approach

This paper presents a Digital Signal Processing (DSP) technique to compensate nonlinearities in reconfigurable Sigma Delta (ΣΔ) Modulator. In order to design digitally enhanced transceiver, a problem of nonlinearities in these modulators should be addressed. The problem arises due to the constituent building block of ΣΔ Modulators i.e. Digital to Analog Converter (DAC). Since DAC is outside the...

متن کامل

A Digitally Assisted Gain and Offset Error Cancellation Technique for a CMOS Pipelined ADC with a 1.5-bit Bit-Block Architecture

This paper proposes a very simple method of eliminating the gain and offset errors caused by mismatches of elements, such as capacitors, for a high-speed CMOS pipelined ADC with a 1.5-bit architecture. The gain and offset errors in a bit-block due to capacitor mismatch are analog-to-digital (A-D) converted without correcting errors, but by exchanging capacitors at every clock. The obtained resu...

متن کامل

Mixed Signal Letter

A set of low-power techniques is proposed to realize low power design in pipeline analog-to-digital converter (ADC). These techniques include removing the active S/H (i.e., SHA-less), sharing the opamp between the adjacent multi-bit-per-stages, low-power high-efficiency high-swing amplifier technique. Also, a new sampling topology is proposed to minimize aperture error by matching the time cons...

متن کامل

A Continuous-Time Sigma-Delta Modulator with a Hybrid Loop Filter and Capacitive Feedforward

A continuous-time (CT) sigma-delta (ΣΔ) modulator clocked at 128 MHz with a hybrid active-passive loop filter is presented for WCDMA applications. The proposed 5-order loop filter arch itecture mainly consists of two passive integrators and three active integrators. To erase the summation amplifier used in the chain of integrators with weighted feedforward summat ion (CIFF) topology, the capaci...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2012